System Verilog Constraint Scenario: 2

Qn. Write a constraint to generate the pattern 0102030405

    SAMPLE OUTPUT:                                                                                    

     Here's the step-by-step video illustration to solve this constraint.